Introduction
The International Technology Roadmap for Semiconductors has predicted that global interconnect delay becomes much larger than gate delay annually [1] . The global interconnects are conventionally designed as an RC line, and more repeaters are required for longer global interconnects [2] . Power consumption and delay time are proportional to a line length. It is a significant issue to reduce delay time and power consumption in global interconnects simultaneously.
This paper proposes a novel technique to achieve high-speed signal transmission, low power consumption and high-density on-chip bus line using differential transmission lines (DTL). Generally, there is a trade-off between a wiring pitch and crosstalk robustness. We show the high-density bus line structure that can achieve zero crosstalk-noises. The feasibility of the proposed structure is discussed using results from a twodimensional electromagnetic simulator (2D Extractor, Ansoft) and a time-domain measurement.
Differential transmission line
We have proposed to use a differential transmission line (DTL) as the global interconnect in Si LSIs [3] . The DTL can achieve both high-speed and low power consumption compared with RC interconnects. In the transmission line (TL), signal can propagate with an electromagnetic-wave speed along TLs. Power consumption does not depend on signal frequency and line length because the DTL interconnect does not require repeaters. DTLs have high common-mode crosstalk robustness, and faster circuit operation can be achieved with DTLs than with single-ended transmission lines (STL). DTLs are suitable rather than STLs from the view point of implementation in the multilevel interconnect structure, because DTLs do not require ground plane [4] . However, DTLs require larger wiring area than RC lines because DTLs use two signal lines per one signal. To reduce wiring area is essential to embed a lot of DTLs in multilevel interconnects. We have already reported around 4 Gbps signal transmission using 2.5 mm-long DTL with 0.35 µm CMOS driver and receiver circuits [5] . Figures 1 and 2 show a schematic and a structure of the proposed bus line. The bus line consists of diagonal-pair and stacked-pair lines, which can transmit 4 signals using 6 lines. Differential pairs (D1 and D1), (D2 and D2) and (S1 and S1) are used for differential-mode transmission. Diagonalpair lines in the same set, e.g. (D1 and D1) and (D2 and D2), are not influenced by crosstalk noise, and differentialmode crosstalk noises ideally become zero. The stacked-pair line (S1 and S1) shields crosstalk noises from other sets of diagonal-pair lines. The common-mode signal of these lines D1, D1, D2, D2, S1 and S1 can be used for common-mode transmission. The common-mode transmission uses a signal line and reference voltage such as the pseudo differential transmission [6] . The common level of D1, D1, D2, and D2 can be used as the signal line, and the common level of S1 and S1 can be used as the reference voltage as shown in Fig. 2 . Figure 3 shows principle of noise cancellation in the set of diagonal-pair lines. DTLs have positive and negative signal lines. If distances from a victim to positive and negative aggressor lines are the same, crosstalk noises from positive and negative lines counteract each other at the victim because these aggressor lines have mutually reversed phases. Thus, differential-mode and common-mode crosstalk noises become zero at diagonal-pair lines.
Proposed Bus Line Structure

Characteristics of Proposed Bus Line
In designing TLs, (1) attenuation, (2) layout area and (3) crosstalk robustness are the most important considerations. Parameters of 65 nm technology node for MPU in the ITRS are used [1] . It is assumed that the number of metal layer is eleven. The metal is copper. An interlayer dielectric has a relative dielectric constant of 2. The proposed bus line structure is examined using the twodimensional electromagnetic simulator. Distances between diagonal-pair lines and stacked-pair lines D p in Fig. 2 are determined by crosstalk robustness. A crosstalk coefficient is used to estimate crosstalk robustness as shown in Fig. 5 . K f and K b are forward and backward crosstalk coefficients, respectively. A bit rate is 10 Gbps, a rise time t r is 20 psec (t r = 0.1/(5 GHz)). The line length is assumed to be 1 cm. The crosstalk margin is assumed to be |crosstalk coefficient| < 0.1. Figure 5 (b) shows crosstalk coefficients as a function of D p . Crosstalk coefficients between diagonal-pair lines in the same set, K bDD and K fDD , are not zero because of influences of adjacent stacked-pair lines. K bDD and K fDD decrease as a distance D p increases. All of crosstalk coefficients satisfy the crosstalk margin over 0.8 µm. Differential impedances of the diagonal-pair and stacked-pair lines are designed to be 100 Ω and 80 Ω, respectively. Characteristic impedance of PDTL is designed to be 30 Ω. larger cross-sectional area than the stacked-pair line although the PDTL has smaller characteristic impedance than DTLs. Figure 7 shows line pitches per one signal. The line pitch of proposed structure is compared to that of a co-planar line that has the same crosstalk robustness and attenuation characteristics as the proposed bus line. The proposed bus line has 30 % smaller line pitch than the conventional co-planar line. Thus, high-speed and high-density bus line can be achieved using the proposed zero-crosstalk structure.
Conclusion
We have proposed the novel technique to achieve highdensity on-chip bus line using DTLs, and high-density, crosstalk-robust and high-speed bus line structure is shown. The proposed structure can reduce wiring area of 30 % compared with the conventional co-planar line. It is possible to adopt a large number of transmission line interconnects for global interconnects using our structure, and it is expected that high-speed and low-power circuit can be obtained. 
